(→Status) |
No edit summary |
||
Line 3: | Line 3: | ||
= Topics = | = Topics = | ||
* [[Architectures/RISC-V/ | * [[Architectures/RISC-V/Building]] - Find out to help building packages for Fedora/RISC-V. | ||
* <s>[[Architectures/RISC-V/Bootstrapping]] - We have finished bootstrapping, this section is obsolete</s> | |||
* [[Architectures/RISC-V/FPGA]] - How to run Fedora/RISC-V on real hardware (well, an FPGA). | * [[Architectures/RISC-V/FPGA]] - How to run Fedora/RISC-V on real hardware (well, an FPGA). | ||
= Downloads = | = Downloads = | ||
; http://copr-fe.cloud.fedoraproject.org/coprs/rjones/riscv/ | |||
: The COPR repository (for Fedora 24/x86_64) containing: QEMU, Spike, cross-compiler toolchain | |||
; https://github.com/rwmjones/fedora-riscv-autobuild <br> https://fedorapeople.org/groups/risc-v/ | |||
: The stage4 autobuilder and its output. | |||
Bootstrapping is over so the following links are now obsolete: | |||
; <s>https://github.com/rwmjones/fedora-riscv</s> | |||
: <s>Git repository containing the bootstrapping work. Read the README file!</s> | |||
; <s>http://oirase.annexia.org/riscv/</s> | |||
: <s>Interim stage3 disk images built by rwmj</s> | |||
; <s>http://davidlt.web.cern.ch/davidlt/riscv/</s> | |||
: <s>Interim stage3 disk and kernel images built by davidlt.</s> | |||
= Status = | = Status = | ||
Line 23: | Line 27: | ||
Last updated: 2016-09-22 | Last updated: 2016-09-22 | ||
Stage4 disk images, RPMs, SRPMs, etc are now available [https://fedorapeople.org/groups/risc-v/ here]. We also need volunteers to [[Architectures/RISC-V/Building|help with building packages]]. | |||
[https://rwmj.wordpress.com/2016/09/21/fedora-risc-v-stage4-autobuilder-is-up-and-running/ All packages that are built in Koji are currently being autobuilt against the stage4 disk image]. The vast majority fail because of the missing GCC dependency, but a few can still be built. [https://fedorapeople.org/groups/risc-v/logs/status.html The autobuilder status page is here] | [https://rwmj.wordpress.com/2016/09/21/fedora-risc-v-stage4-autobuilder-is-up-and-running/ All packages that are built in Koji are currently being autobuilt against the stage4 disk image]. The vast majority fail because of the missing GCC dependency, but a few can still be built. [https://fedorapeople.org/groups/risc-v/logs/status.html The autobuilder status page is here] | ||
= Communications = | = Communications = |
Revision as of 17:45, 22 September 2016
RISC-V (pronounced "RISC Five") is an open source instruction set architecture (ISA). This project, informally called Fedora/RISC-V, aims to get Fedora bootstrapped on the RISC-V (64 bit) architecture.
Topics
- Architectures/RISC-V/Building - Find out to help building packages for Fedora/RISC-V.
Architectures/RISC-V/Bootstrapping - We have finished bootstrapping, this section is obsolete- Architectures/RISC-V/FPGA - How to run Fedora/RISC-V on real hardware (well, an FPGA).
Downloads
- http://copr-fe.cloud.fedoraproject.org/coprs/rjones/riscv/
- The COPR repository (for Fedora 24/x86_64) containing: QEMU, Spike, cross-compiler toolchain
- https://github.com/rwmjones/fedora-riscv-autobuild
https://fedorapeople.org/groups/risc-v/ - The stage4 autobuilder and its output.
Bootstrapping is over so the following links are now obsolete:
https://github.com/rwmjones/fedora-riscvGit repository containing the bootstrapping work. Read the README file!http://oirase.annexia.org/riscv/Interim stage3 disk images built by rwmjhttp://davidlt.web.cern.ch/davidlt/riscv/Interim stage3 disk and kernel images built by davidlt.
Status
Last updated: 2016-09-22
Stage4 disk images, RPMs, SRPMs, etc are now available here. We also need volunteers to help with building packages.
All packages that are built in Koji are currently being autobuilt against the stage4 disk image. The vast majority fail because of the missing GCC dependency, but a few can still be built. The autobuilder status page is here
Communications
There is no specific mailing list. Use Fedora devel for now.
On FreeNode IRC: #fedora-riscv
People
- Richard Jones
- David Abdurachmanov
(add your name here)