m (Fixed some typos (opensource > open source mainly)) |
|||
| Line 1: | Line 1: | ||
= Electronic Design Automation = | = Electronic Design Automation = | ||
Fedora Electronic Lab is Fedora's high-end hardware design and simulation platform. This platform provides different hardware design flows based on the semiconductor industry's current trend. FEL maps in '''three methodologies''' {'''design, simulation and verification'''} with | Fedora Electronic Lab is Fedora's high-end hardware design and simulation platform. This platform provides different hardware design flows based on the semiconductor industry's current trend. FEL maps in '''three methodologies''' {'''design, simulation and verification'''} with open source EDA software. | ||
FEL's website : http://chitlesh.fedorapeople.org/FEL/ | FEL's website: http://chitlesh.fedorapeople.org/FEL/ | ||
The latest methodology included on FEL platform is the means for verifications and debugging for digital based designs. | The latest methodology included on FEL platform is the means for verifications and debugging for digital based designs. | ||
The perl modules included for F11 brings a new methodology under the Fedora umbrella. This methodology is Verification together with possibilities for co-simulation based design and simulation. Fedora remains the sole | The perl modules included for F11 brings a new methodology under the Fedora umbrella. This methodology is Verification together with possibilities for co-simulation based design and simulation. Fedora remains the sole Linux distribution distributing FEL methodologies for hardware design, simulation and verification. | ||
Updates of the existing RPM packages have improved design experience in terms of development time and debugging. While FEL understands Moore's Law is important for its userbase, these improvements will allow users to design a more efficient and successful designs with | Updates of the existing RPM packages have improved design experience in terms of development time and debugging. While FEL understands Moore's Law is important for its userbase, these improvements will allow users to design a more efficient and successful designs with open source software. | ||
These enhancements brought to the Fedora umbrella increase chances that Fedora users can complete their high-end hardware design even if scaled to 90nm and wrap up their project with final tapeout. | These enhancements brought to the Fedora umbrella increase chances that Fedora users can complete their high-end hardware design even if scaled to 90nm and wrap up their project with final tapeout. | ||
FEL bridges 2 different | FEL bridges 2 different open source communities : | ||
* | * open source software community | ||
* | * open source hardware community | ||
After 3 consecutive and successive releases, FEL/Fedora is regarded as the Leader in this field by both communities due to its 3-years experience and quality EDA solutions. | After 3 consecutive and successive releases, FEL/Fedora is regarded as the Leader in this field by both communities due to its 3-years experience and quality EDA solutions. | ||
Below entails the highlights of the major development items to put the quality barrier higher than the previous releases: | Below entails the highlights of the major development items to put the quality barrier higher than the previous releases: | ||
* Perl modules to extend vhdl and verilog support. These perl modules together with rawhide's gtkwave improves chip testing support | * Perl modules to extend vhdl and verilog support. These perl modules together with rawhide's gtkwave improves chip testing support | ||
* Introduction of Verilog-AMS modeling into ngspice | * Introduction of Verilog-AMS modeling into ngspice | ||
* Improved VHDL debugging support with gcov | * Improved VHDL debugging support with gcov | ||
* Improved support for re-usable HDL packages as IP core | * Improved support for re-usable HDL packages as IP core | ||
* Improved PLI support on both iverilog and ghdl | * Improved PLI support on both iverilog and ghdl | ||
* Introduction of C-based methodologies for HDL testbenches and models | * Introduction of C-based methodologies for HDL testbenches and models | ||
* Improved co-simulation based hardware design. | * Improved co-simulation based hardware design. | ||
* Introduction of design tools for DSP design flow | * Introduction of design tools for DSP design flow | ||
Revision as of 14:32, 14 April 2009
Electronic Design Automation
Fedora Electronic Lab is Fedora's high-end hardware design and simulation platform. This platform provides different hardware design flows based on the semiconductor industry's current trend. FEL maps in three methodologies {design, simulation and verification} with open source EDA software.
FEL's website: http://chitlesh.fedorapeople.org/FEL/
The latest methodology included on FEL platform is the means for verifications and debugging for digital based designs.
The perl modules included for F11 brings a new methodology under the Fedora umbrella. This methodology is Verification together with possibilities for co-simulation based design and simulation. Fedora remains the sole Linux distribution distributing FEL methodologies for hardware design, simulation and verification.
Updates of the existing RPM packages have improved design experience in terms of development time and debugging. While FEL understands Moore's Law is important for its userbase, these improvements will allow users to design a more efficient and successful designs with open source software.
These enhancements brought to the Fedora umbrella increase chances that Fedora users can complete their high-end hardware design even if scaled to 90nm and wrap up their project with final tapeout.
FEL bridges 2 different open source communities :
- open source software community
- open source hardware community
After 3 consecutive and successive releases, FEL/Fedora is regarded as the Leader in this field by both communities due to its 3-years experience and quality EDA solutions.
Below entails the highlights of the major development items to put the quality barrier higher than the previous releases:
- Perl modules to extend vhdl and verilog support. These perl modules together with rawhide's gtkwave improves chip testing support
- Introduction of Verilog-AMS modeling into ngspice
- Improved VHDL debugging support with gcov
- Improved support for re-usable HDL packages as IP core
- Improved PLI support on both iverilog and ghdl
- Introduction of C-based methodologies for HDL testbenches and models
- Improved co-simulation based hardware design.
- Introduction of design tools for DSP design flow
Users who are using the standard fedora live media and even
yum groupinstall 'Electronic Lab'
to deploy this high-end hardware design, simulation and verification platform.