No edit summary |
No edit summary |
||
| Line 29: | Line 29: | ||
=== ngspice === | === ngspice === | ||
http://ngspice.sourceforge.net | http://ngspice.sourceforge.net | ||
(tclspice-22-5.cvs20101113.fc15.i686) | (tclspice-22-5.cvs20101113.fc15.i686) | ||
| Line 43: | Line 42: | ||
=== perl-Verilog === | === perl-Verilog === | ||
http://www.veripool.org/wiki/verilog-perl | http://www.veripool.org/wiki/verilog-perl | ||
perl-Hardware-Verilog-Parser-0.13-6.fc15.noarch | perl-Hardware-Verilog-Parser-0.13-6.fc15.noarch | ||
Revision as of 17:35, 2 February 2011
This beat is now ready to have Fedora 25 content added by the beat writer
It is still under construction and content may change. Do not rely on the information on this page.
Circuit Design
archimedes
http://www.gnu.org/software/archimedes/
drawtiming
http://drawtiming.sourceforge.net
gtkwave
http://gtkwave.sourceforge.net/
kicad
mot-adms
http://mot-adms.sourceforge.net/
ngspice
http://ngspice.sourceforge.net
(tclspice-22-5.cvs20101113.fc15.i686)
pcb
perl-Verilog
http://www.veripool.org/wiki/verilog-perl
perl-Hardware-Verilog-Parser-0.13-6.fc15.noarch
perl-Hardware-Vhdl-Lexer-1.00-7.fc15.noarch
perl-Hardware-Vhdl-Parser-0.12-7.fc15.noarch
perl-Hardware-Vhdl-Tidy-0.8-8.fc15.noarch
perl-ModelSim-List-0.06-6.fc15.noarch
perl-Perlilog-0.3-6.fc15.noarch
perl-SystemC-Vregs-1.463-5.fc15.noarch
perl-SystemPerl-1.336-1.fc15.i686
perl-Verilog-CodeGen-0.9.4-5.fc15.noarch
perl-Verilog-Readmem-0.04-5.fc15.noarch