From Fedora Project Wiki
(→Status) |
(→Status) |
||
| Line 18: | Line 18: | ||
For the latest information, see: | For the latest information, see: | ||
http://git.annexia.org/?p=fedora-riscv.git | http://git.annexia.org/?p=fedora-riscv.git | ||
= Communications = | = Communications = | ||
Revision as of 17:11, 10 August 2016
RISC-V (pronounced "RISC Five") is an open source instruction set architecture (ISA). This project, informally called Fedora/RISC-V, aims to get Fedora bootstrapped on the RISC-V (64 bit) architecture.
Downloads
- http://copr-fe.cloud.fedoraproject.org/coprs/rjones/riscv/
- COPR repository (for Fedora 24/x86_64) containing: QEMU, Spike, cross-compiler toolchain
- http://git.annexia.org/?p=fedora-riscv.git
- Git repository containing the bootstrapping work. Read the README file!
- http://oirase.annexia.org/riscv/
- Interim stage3 disk image.
Status
Last updated: 2016-08-10
Status: The stage3 disk image boots to a shell, with numerous developer utilities, and rpmbuild.
GCC is on the disk image but currently doesn't work.
For the latest information, see: http://git.annexia.org/?p=fedora-riscv.git
Communications
There is no specific mailing list. Use Fedora devel for now.
On FreeNode IRC: #fedora-riscv